

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 09-200014  
(43)Date of publication of application : 31.07.1997

(51)Int.Cl. H03K 17/00  
H01L 27/04  
H01L 21/822  
H03K 3/02  
H03K 19/00  
H03K 19/0175


(21)Application number : 08-010175 (71)Applicant : TOSHIBA CORP  
TOSHIBA INF SYST JAPAN CORP  
(22)Date of filing : 24.01.1996 (72)Inventor : ISHIMOTO SHINJI  
FUKUDA HIDEKI

(54) SEMICONDUCTOR INTEGRATED CIRCUIT

(57)Abstract:

PROBLEM TO BE SOLVED: To allow a circuit to select automatically with an optional setting of a power supply voltage by connecting each input to plural input buffers and selecting any of the plural input buffers in response to an output signal from a voltage detection circuit.

SOLUTION: An input of an input buffer 2 having a prescribed drive capability with a power supply voltage set to 5V and an input of an input buffer 3 having the same drive capability with a power supply voltage set to 3V are connected to an I/O pad 1. Then an output of the buffer 2 connects to an input e1 and an output of the buffer 3 connects to an input e2 of a 2-input 1-output multiplexer circuit 5. Then an output f1 of a voltage detection circuit 4 providing an output of a digital signal with a level '0' with a power supply voltage set to 5V and providing an output of a digital signal with a level '10' with a power supply voltage set to 3V connects to a selector terminal e5 of the circuit 5. When the circuit 5 receives a level '0' from the circuit 4, the circuit 5 selects the terminal e1 and when the circuit 5 receives a level '1' from the circuit 4, the circuit 5 selects the terminal e2. Then either of the buffers 2, 3 is selected automatically.



LEGAL STATUS

[Date of request for examination]  
[Date of sending the examiner's decision of rejection]  
[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]  
[Date of final disposal for application]  
[Patent number]  
[Date of registration]  
[Number of appeal against examiner's decision of rejection]  
[Date of requesting appeal against examiner's decision of rejection]  
[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

(18)日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開平9-200014

(43)公開日 平成9年(1997)7月31日

(51)Int.Cl. <sup>4</sup>	識別記号	庁内整理番号	F I	技術表示箇所
H 0 3 K 17/00		9184-5K	H 0 3 K 17/00	H
H 0 1 L 27/04			3/02	P
	21/822		19/00	A
H 0 3 K 3/02			H 0 1 L 27/04	F
19/00				B

審査請求 未請求 請求項の数 8 O L (全 6 頁) 最終頁に続く

(21)出願番号 特願平8-10175

(22)出願日 平成8年(1996)1月24日

(71)出願人 000003078

株式会社東芝

神奈川県川崎市幸区堀川町72番地

(71)出願人 391016358

東芝情報システム株式会社

神奈川県川崎市川崎区日進町7番地1

(72)発明者 石本 信二

神奈川県川崎市幸区堀川町580番1号 株

式会社東芝半導体システム技術センター内


(72)発明者 福田 英樹

東京都渋谷区千駄ヶ谷3丁目50番11号 明

品ビル 東芝情報システム株式会社内

(74)代理人 弁理士 鈴江 武彦

(54)【発明の名称】 半導体集積回路



BEST AVAILABLE COPY

BEST AVAILABLE COPY







**BEST AVAILABLE COPY**

[illegible][illegible]







**BEST AVAILABLE COPY**




図面図表番号



BEST AVAILABLE COPY



BEST AVAILABLE COPY



1970175 圖別記